Por favor, habilite los cookies para continuar / Please Enable Cookies to Continue
Por favor, habilite los cookies en su navegador para acceder a todas las funciones personalizadas del sitio, incluida la posibilidad de solicitar un empleo. / Please enable cookies in your browser to experience all the personalized features of this site, including the ability to apply for a job.
Aquí tiene nuestros actuales procesos abiertos. Por favor haga clic en el título del empleo para más información y aplique desde esa página si está interesado.
Here are our current job openings. Please click on the job title for more information, and apply from that page if you are interested.
El sistema no puede acceder a su localización por 1 o 2 razones:
- El permiso de acceso a su localización ha sido denegado. Por favor cargue de nuevo la página y permita al navegador acceder a su información de localización.
- Su información de localización ya ha sido recibida. Por favor espere un momento, después presione de nuevo[buscar].
/ The system cannot access your location for 1 of 2 reasons:
- Permission to access your location has been denied. Please reload the page and allow the browser to access your location information.
- Your location information has yet to be received. Please wait a moment then hit [Search] again.
Haga clic en el encabezado para ordenar / Click column header to sort
RESPONSIBILITIES:
- Maintenance and improving of laboratory/clean room and storage area.
- Executing assignment production activities and informing to Production Department about any incident during the task development.
- Preparing, validating and configuring the platforms required to perform the acceptance tests.
Digital designer
Overview of Role:
This role would ideally be suited to an experienced engineer with recent digital CMOS design experience looking for a new challenge. The candidate should have the potential to lead future digital designs and digital architecture choices working with both internal and external subcontractors.
Personal development opportunities will be available throughout our global international organisation for high performers.
Your personal values must be in line with ours: Agility, Integrity, Excellence throughout and Customers first.
Main Accountabilities
Digital Design
· Participate to the feasibility study of new projects by providing design solutions and development time estimations.
· Designing and implementing digital sequencer, feature and processing functions for imaging (specification, architecture, code, P&R, post layout timing analysis and review of layout, simulation, test strategy, robustness of the design).
- To ensure that designs are right first time or that only a metal fix is required if that has been defined in the programme plan.
- Ensure that newly design circuits have been designed for ease of testability.
· Support the camera development, test and characterization team.
Personal Accountability
Improvement
Innovation (Sense of)
Raising the Bar
Continuous Improvement
- To participate in the continuous improvement of the design flow for space and Astronomy. To ensure that the right tools and methodology are put in place to satisfy the flow requirements.
Improvement
Innovation
- Protect our intellectual property and hence market position by identifying novel solutions for patent protection
- To contribute to the design of new technology building blocks to ensure that T-e2v can meet the needs of space customers in the future.
Improvement
Innovation (Sense of)
Design Leader Support
· Support and mentor more junior members of the team
· Deputise design leader during the project execution
Leadership
Key Internal interfaces :
· CMOS Design Leader
· CMOS design work-package manager
· Camera development tem
· Characterisation team
· Package design team
Mobility/ travel : <10% of the working time
Layout Summary and responsibilities
Overview of Role:
This role would ideally be suited to an experienced layout engineer with recent analogue and mixed-signal CMOS design experience looking for a new challenge. The candidate should have the potential to lead future new custom designs working with both internal and external subcontractors.
Personal development opportunities will be available throughout our global international organisation for high performers.
Your personal values must be in line with ours: Agility, Integrity, Excellence throughout and Customers first.
CMOS Layout Design
- To create cell-level layout, based on the design rules of the foundry.
- To be adaptable and apply an extra set of rules regarding radiation hardness, based on the radhard design rules of Te2v.
- To follow best practice based on general IC CMOS layout design
- To design based on the concept of reusing IPs, but also on the limitations of top level layout coming next
- To be able to perform top-level layout activities
- To be able to verify the layout (using PVS tools).
- Layout tasks involve analogue, mixed-signal (ADC) and full custom blocks for imaging.
- To participate in the continuous improvement of the design flow for space and Astronomy. To ensure that the right tools and methodology are put in place to satisfy the flow requirements.
- Protect our intellectual property and hence market position by identifying novel solutions for patent protection
- To contribute to the design of new technology building blocks to ensure that e2v can meet the needs of space customers in the future.
- Support and mentor more junior members of the team